Cyclone5 fpga jobs
I need to design a Digital filter (LPF HPF BPF BSF) by FPGA
I need help to run the project. I already have the whole project files but don't know how to run it. Just need a guidance how to run it. See the proposal attached here for more understanding of the project.
Hi simonfrfr, I noticed your profile and would like to offer you my project. We can discuss any details over chat. Secure SD Memory card adapter to be used on a game console Review verilog code, optimize code size and debug on hardware development kit. Code an IS07816 secure mcu interface and test all verilog operations. ...Review verilog code, optimize code size and debug on hardware development kit. Code an IS07816 secure mcu interface and test all verilog operations. Add a handshake with Software for transfer of MAC Address Debug and optimize where needed. Compile for and test for final device. Verilog code has: SPI interface SD slave interface AES encryption ISO7816 interface Platform is Actel/Microsemi A3P250 FPGA and development platform is A3P1500E on Microsemi A3P st...
Hi simonfrfr, I noticed your profile and would like to offer you my project. We can discuss any details over chat. Secure SD Memory card adapter to be used on a game console Review verilog code, optimize code size and debug on hardware development kit. Code an IS07816 secure mcu interface and test all verilog operations. ...Review verilog code, optimize code size and debug on hardware development kit. Code an IS07816 secure mcu interface and test all verilog operations. Add a handshake with Software for transfer of MAC Address Debug and optimize where needed. Compile for and test for final device. Verilog code has: SPI interface SD slave interface AES encryption ISO7816 interface Platform is Actel/Microsemi A3P250 FPGA and development platform is A3P1500E on Microsemi A3P st...
Secure SD Memory card adapter Review verilog code, optimize code size and debug on hardware development kit. Code an IS07816 secure mcu interface and test all verilog operations. Add a handshake with Software for transfer of MAC Address Debug and optimize where needed. Compile for and test for final dev...code, optimize code size and debug on hardware development kit. Code an IS07816 secure mcu interface and test all verilog operations. Add a handshake with Software for transfer of MAC Address Debug and optimize where needed. Compile for and test for final device. Verilog code has: SPI interface SD slave interface AES encryption ISO7816 interface Platform is Actel/Microsemi A3P250 FPGA and development platform is A3P1500E on Microsemi A3P starter kit. ...
I/Q Interface to analog device AD9361 for the ADS-B RF Interface (1090 MHz with 8Msps) the existing algorithms on the Zync FPGA. The Algorithms are the decoding of the ADS-B signal which is PWM based. the Algorithm to SW (Dual ARM) and HW (FPGA)
CMOS sensor interfacing with Cyclon III FPGA . to do high speed image acquisition. Implement DDR2 based memory grabbing with FPGA CMOS senor interfce with FPGA with 400 MBPS speed SPI interface in FGPA Werite VHDL code for the above.
The board I use (Basys 3 Artix-7 FPGA).writing program by Vivado - Xilinx VHDL and some part with assembly attached doc is the task In this attachment you find many files inside. first one call it assignment 2 this I tried to write some code and added many files maybe help you in your work. also you find two files PDF first one call "Lec_Microprocessor_Design" inside this file you can see final design for the assignment that in page divided many part you can see,(ALU,register, memory, control unit and .....) Next in ALU you need making many job 1. Addition 2. Subtraction 3. Increment A 4. Decrement A 5. LT - Less Than 6. Not A 7. Logic AND 8. Logic OR Finally in this attachment also you find three videos First one about how addition work second one...
Create an image processing application (image halftoning) on DE1-SOC board and display it on VGA monitor.
I'm looking for freelancer who is able to develop the FPGA + eMMC memory
improve my verilog fundamentals and help with verilog fpga project.. still learning how to program the leds and push buttons
Ultimate goal of my project is to make an application on image processing on DE1 Soc, which shows the communication between HPS and FPGA , but first i have to start with the halftoning operation on image and to load that image on de1-soc board.
Sr Go Developer with Distributed Systems and Blockchain experience to develop backend for Blockchain database powered by Tendermint () for Vulcanize, Inc. (http://vulcan...() for Vulcanize, Inc. () Vulcanize is a technology company focused on blockchain database development. * Multinode - distributed network protocols such as IP routing, BGP, Cellular, or WiFi * Multi-core/Multi-thread - multiple processes concurrently working on shared data * Coprocessing - the acceleration of a system via an FPGA, GPU, DSP, vector unit or other co-processor * Advanced data structures and algorithms. RCU (read-copy-update), DHT (distributed hash tables), Blockchains, Graphs/Networks, etc.
improve my verilog fundamentals and help with verilog fpga project.. still learning how to program the leds and push buttons
Ultimate goal of my project is to make an application on image processing on DE1 Soc, which shows the communication between HPS and FPGA , but first i have to start with the halftoning operation on image and to load that image on de1-soc board.
I have to work on DE1-SOC board and create an application on image processing which can use both HPS and FPGA . but at first I have to perform the halftoning operation on an image.
I can send all the details upon request.. looking for VHDL expert to handle a task sign meets the specifications; d) report about your design. You are required to design code for your target hardware (a Digilent Basys3 board with a Xilinx Artix 7 FPGA) in order to implement a design that meets the specifications (below). You are required to submit working and correct code and you are strongly encouraged to use a modular coding style (allowing for greater flexibility, maintainability, modularity, and reusability). To show that you master all aspects of the language, your code should prevalently use concurrent statements for combinatorial circuits and sequential code for sequential circuits. Additionally, the use of nonstandard packages (e.g. STD_LOGIC_ARITH, STD_LOGIC_UNSI...
Looking to fill the two following roles with the attached skill-sets: 1. C++ Developer – Algorithmic Trading Systems · C++, LINUX, · Latency, · High Frequency, · HFT, · parallel programming, · MPI, · CUDA, · GPU, · FPGA, · network programming, · sockets, · trading system 2. Head of Quantitative Trading Research · 5 - 10 years experience · Based in NYC (currently or formerly) · High frequency trading · Quantitative execution · Alpha generation · Futures, Cash Treasuries &mi...
my project is trucking multi color based broad DE1-SoC i using camera D8M-GPIO my code write VHDL is already just i need modify to racking multi color i try many time i hope any one can solve my problem thanks
I need a freelancer do do a FPGA implementation of SVM
Need who can solve technical issue related to : Keywords : Implementing a 2-D FFT on FPGA , desgining , ADC , FPGA chip, (FIFO , FFT , pipelined streaming I/O architecture, FFT alghorithm , Vivado , Verilog , VHDL , FPGA chip is Artix-7 , budget= 60$ deadline 6 days
Need who can solve technical issue related to : Keywords : Implementing a 2-D FFT on FPGA , desgining , ADC , FPGA chip, (FIFO , FFT , pipelined streaming I/O architecture, FFT alghorithm , Vivado , Verilog , VHDL , FPGA chip is Artix-7 , budget= 60$ deadline 6 days
I need an expert of electronic schematic entry, and especially ORCAD, for capturing an electronic schema. I have the paper version with a similar design and need to transform in electronic format using ORCAD. The schema is based on XILINX ZYNQ FPGA and DDR memories, and power supply.
- To design the VHDL based temperature controller that comprises of SPI controller, Data converter, Memory block and Display drivers. - To develop the test bench to test the design for both behavioral and timing model using Modelsim. -Implement the design in FPGA and accomplish the hardware testing.
- To design the VHDL based temperature controller that comprises of SPI controller, Data converter, Memory block and Display drivers. - To develop the test bench to test the design for both behavioral and timing model using Modelsim. - Implement the design in FPGA and accomplish the hardware testing. (optional)
This project consists of emulating a 6522 VIA on an FPGA. The 6522 VIA is part of a legacy Sound Card. So I have a working design in which to test the emulation. See the attached schematic file for how the 6522 (U3) is connected, and which pins are used. I am currently using a GODIL FPGA module to connect to the Sound Card. This consists of a Xilinx Spartan 3E 500 Gate FPGA. Attached is also the project files I have been using for testing. I found an Open Source core () and based the project on that. However I am getting very inconstant results when writing and reading to the FPGA using a test program. When I replace the FPGA with a DIP 6522 the tests pass 100% and the Sound Card works 100%. See attached files for 6522
8 bit microcontroller design and implementation in FPGA with spartan 3
Capture a Depth image in Kinect v1 and apply smoothing filter using FPGA (Zedboard). Example filter:
Hardware should be finalized in a month, price negotiable. Hi, I'm Sherman and I am a full-stack web developer. The product I am...processes it and outputs a Boolean(yes/no). The code is available for processing the specific technology. The current MVP is done with an Audrino board but we are open to switching the board as long as it fulfills its function. The MVP was coded in python but we have no language preference for the prototype. The engineer should knowledge/skills in the following areas: - Consumer Electronics - FPGA Boards - Embedded system - IoT experience (preffered, not required) We do not require a specific education background but we do have to see some of the past projects that you have worked on. We are serious about the pursuit, do reach out to us f...
Implement FFT in FPGA based on 256 samples. Each sample has 16bit real and 16bit imaginary. The tool is called LiberoSoC from Microsemi and FPGA is smart fusion 2 igloo.
I need you to develop some software for me. I would like this software to be developed using C or C++.FPGA PROGRAMMING USING VERILOG TO DESIGHN ALGORITHM ASK ME FOR DETAILS. MINIMUM EXPERIENCE 3 YEARS NOT FOR LEARNERS.
We want to implement some functions on FPGA boards like Xula, Zedboard, etc. - Freelancer should be able to assist our team in achieving its goals by developing and testing the modules/functions.
VERILOG EXPERT AT LEAST 3 YEARS WORK EXPERIENCE TO FIX CODE OR DESIGN FROM SCRATCH ALGORITHM
Embedded device - module finalization & system integration (project modules already 75% complete) Altera SoC DE1 (Dual ARM HPS & Cyclone FPGA) QT HMI Linux on ARM Quartus II for Cyclone NIOS soft processors on FPGA
We need a 4-6 month help with our project. Verilog is a must. VHDL is nice to have. FPGA Xilinx experience is an advantage
We need a 4-6 month help with our project. Verilog is a must. VHDL is nice to have. FPGA Xilinx experience is an advantage
Counter A counts from 0 to 9. When it reaches to 9, on the next clock, Counter B increments by 1 (i.e. Q3Q2Q1Q0 = 0001) Counter A repeats counting and again when it reaches to 9, Counter B increments to 2 (i.e. Q3Q2Q1Q0 = 0010). The time now shows 20 hours. Counter A starts counting again: 0000, 0001, 0010, 0011. The time is now 23 hours. on the next Count (i.e. 0100), Q2 becomes 1, Q1 of Counter B is already at 1 and therefore the AND gate generates a ‘1’ at its output which is used to reset both counters to 0000. Note that Counter B doesn’t have to be a 0 to 9 (Decade) counter as it only counts: 1and 2 but remember you need a 4-bit presentation of 1 and 2 (for the BCD to Seven Segment block). So you could have a 0 to 3 counter (requires only 2 flip flops) to ge...
We are planning to develope DVB-S2X modulator and we would like to work with people with experience in this field.
I am looking for a freelancer to help me with my project. The skills required are CUDA, FPGA, Kinect, LabVIEW and Microcontroller. I am happy to pay a fixed priced and my budget is $250 - $750 USD. I have not provided a detailed description and have not uploaded any files.
Hello, I need a program in FPGA (in Xilinx) able to display RGB and Microsoft Kinect Depth cameras on the VGA output of the Zedboard.
I need you to develop some software in altera quartus for cyclone IV fgpa
I am looking for a freelancer to help me with my project. The skills required are CUDA, FPGA, Kinect, LabVIEW and Microcontroller. I am happy to pay a fixed priced and my budget is ₱10000 - ₱30000 PHP. I have not provided a detailed description and have not uploaded any files.
I am looking for a freelancer to help me with my project. The skills required are Arduino, Bluetooth Low Energy (BLE), Circuit Design, FPGA and Microcontroller. I am happy to pay a fixed priced and my budget is $125000 - $375000 CLP. I have not provided a detailed description and have not uploaded any files.
I am looking for a freelancer to help me with my project. The skills required are Algorithm, FPGA, LabVIEW, Matlab and Mathematica and Verilog / VHDL. I am happy to pay a fixed priced and my budget is ₹12500 - ₹37500 INR. I have not provided a detailed description and have not uploaded any files.