Verilog / VHDL jobs

Verilog is a description language used in the field of semiconductor and electronic design. It is also used in analog and mixed-signal circuits. VHDL is a hardware description language used in electronic design automation and integrated circuits. If your business is working with Verilog / VHDL then you can use some freelancer help to ease the workload. Post your Verilog/VHDL job today to connect with such freelancers. Hire Verilog / VHDL Designers

Filter

My recent searches
Filter by:
Budget
to
to
to
Skills
Languages
    Job State
    188 jobs found, pricing in GBP

    use recursive way to write quicksort in mips, the c code will be offered

    £22 (Avg Bid)
    £22 Avg Bid
    4 bids

    Tell me what you can do to make me an FPGA miner. This is just a paid discussion you don't have to do any work yet. If you can do something for me then we can move forward. Thanks.

    £19 (Avg Bid)
    £19 Avg Bid
    10 bids
    vhdl help needed 4 days left
    VERIFIED

    Need constraints file edited in order to make the code work. Small work which will only take few minutes. Vhdl experts contact me please

    £16 (Avg Bid)
    £16 Avg Bid
    10 bids
    need an expert on vhdl 4 days left
    VERIFIED

    vhdl expert needed to check on the code

    £13 (Avg Bid)
    £13 Avg Bid
    8 bids

    Use Fuzzy Logic control with buck-boost converter, for controlling the voltage of PV standalone system with Simulink

    £130 (Avg Bid)
    £130 Avg Bid
    20 bids

    I want someone who can help me to read the results data from FPGA board on MATLAB software. Verilog HDL language will be used.

    £56 (Avg Bid)
    £56 Avg Bid
    13 bids

    Design circuit diagrams and stick diagrams of logic gates to implement their functions.

    £20 (Avg Bid)
    £20 Avg Bid
    26 bids

    Need to modify a schematic(.mdl) to get desired results. The .mdl schematic is attached [url removed, login to view] need to modify the design to get proper output like Figure 4

    £31 (Avg Bid)
    £31 Avg Bid
    12 bids

    vhdl expert needed asap to run a code

    £14 (Avg Bid)
    £14 Avg Bid
    16 bids

    need some help with verilog code.

    £12 (Avg Bid)
    £12 Avg Bid
    22 bids

    I'm building a license plate detection system, and concept has been proven using MATLAB. The current challenge is to implement the design on an Altera DE Board FPGA using VHDL. At this point, because of time constraints I like to ask for ur assistance in the following areas I seek someone who could help Implement the design on an FPGA. Attached is the matlab code

    £413 (Avg Bid)
    £413 Avg Bid
    8 bids

    This is the project: FSM, saving data blocks received via RS-232 with fixed baud rate in external RAM and extracting necessary byte from arbitrary address (selected by slide-switches). - I need VHDL code and Testbench. -Explain its behavior and parts. I am using ZedBoard ZYNQ SOC training , Xilinx Zynq-7000

    £40 (Avg Bid)
    £40 Avg Bid
    9 bids

    Hello, i want to create project using altera DE2-115 board to detect edges on 3 image using sobel filter and show they ober VGA 640x480. To choose which image should be apear is needed 2 swtich. i have done some algorithm with matlab and now i have to implement it on altera. Thanks

    £466 (Avg Bid)
    £466 Avg Bid
    16 bids

    Coding required for FPGA to SFP communication

    £649 (Avg Bid)
    £649 Avg Bid
    13 bids

    Hi, I run a small sales business in the video game industry. I am looking for someone with VHDL experience to assign pins on an FPGA board for an old video game system, to a new pre-designed break out board to allow the system to use HDMI. Please contact for details.

    £92 (Avg Bid)
    £92 Avg Bid
    18 bids

    Design of FPGA to serve as a memory mapped resource for a local processor module. The processor interface is a memory mapped address/data bus. The FPGA design contains registers, counters and data path functions. System clock frequency is 25MHz. No internal processor is used within the FPGA. An external SRAM is required for expanded data storage. The target FPGA is the Microsemi ProASIC3E.

    £4947 (Avg Bid)
    £4947 Avg Bid
    10 bids

    Hi Varun V., I noticed your profile and would like to offer you my project. We can discuss any details over chat.

    £181 (Avg Bid)
    £181 Avg Bid
    1 bids

    Analysis and design combinational and sequential digital logic, modeling concurrent digital systems using VHDL and Analogue filter.

    £19 (Avg Bid)
    £19 Avg Bid
    11 bids

    Analysis and design combinational and sequential digital logic, modeling concurrent digital systems using VHDL and Analogue filter.

    £25 (Avg Bid)
    £25 Avg Bid
    11 bids