Profile image of kulwantsingh16
Flag of India Bangalore, India
Member since December 17, 2013
1 Recommendations


Online Offline
5 yrs of experience in FPGA/Asic design and verification domain verilog/VHDL, system verilog, UVM,OVM,VMM . C,C++,shell scripting,perl worked onSpartan 3,DE1 SOC board based Digital designs Xilinx ise Quartus 2 modelsim questasim VCS gcc/g++ mingw Linux expertise in IP/SOC level design Verification worked on functional verification of various blocks in four ARM based SOC designs worked on Designing SPI,I2C,AHB to APB Bridge,PCS layer 1 gigabyte wokred on AHB,AXI,APB,DDR3, Design verification
$50 USD/hr
14 reviews
  • 93%Jobs Completed
  • 94%On Budget
  • 94%On Time
  • 36%Repeat Hire Rate


Recent Reviews


Freelancer Expert

Dec 2013

ASIC/FPGA Design Verification

Design Verification Consultant

Jun 2012

design verification using system verilog OVM/UVM



2008 - 2012 (4 years)


Asic Design & Verification Course (2012)

Maven Silicon Softech Pvt Ltd

Asic Design & Verification Digital Design using of IP using system verilog OVM,UVM