I need verilog coding by moore or mealy for the question below

Closed Posted 2 years ago Paid on delivery
Closed

Design, simulate and verify a synchronous digital system that detects and recognizes your

student ID as password that can be used to generate an output signal. The student ID is entered to the system sequentially and synchronized to the master clock for proper operation of the system. The system is expected to generate an output logic High for 3 clock cycles if the ID sequence is detected correctly. The system will then return to the wait state, where it waits for a new sequence to be entered by user. Use any of the student ID from the group members in this design. You are free to add any additional features to your system as deemed appropriate.

Verilog / VHDL FPGA Engineering Electronics

Project ID: #32519574

About the project

10 proposals Remote project Active 2 years ago

10 freelancers are bidding on average $8/hour for this job

raulbehl

Hey! Please check my profile and reviews to know more about me and my work. It would be great if I could help you out.

$15 SGD / hour
(85 Reviews)
6.3
Miguelbucio

Hi I’m an expert in verilog design and I’m interested in your project I can help you Send me a message to discuss the details

$7 SGD / hour
(28 Reviews)
4.4
yanatejaip5s

I have a lot of experienced in doing RTL Design with Verilog and Verification as well. I used to work as a Researcher at the OFDM Transciever group to make a lot of IP Core or module with Verilog such as Convolution En More

$15 SGD / hour
(3 Reviews)
3.0
umangangrish

what you will get? 1.) design code with proper commenting and explanation 2.) testbench with log and waveform based checking 3.) complete environment for checking and all senarious possible 4.) a simple input structure More

$8 SGD / hour
(1 Review)
1.0
ashishgh32

Dear Sir, Looking for Verilog Desinger? You are at right place, i have read your requiremement to create "Synchronous Digital System". i have total more than 4 year of experience in Design verification of ASIC and FP More

$7 SGD / hour
(1 Review)
0.7
TarekANasser

Greetings, I'm a Digital IC designer, I have a very good knowledge of digital IC design in ASIC and FPGA using verilog, I have red your job and I know how to design the system. So, feel free to message me whenever you More

$7 SGD / hour
(0 Reviews)
0.0
islammoadam98

I am an FPGA Engineer. I have connections with many freelancers to get the work done for you. Contact me OR send me your number to get your work done.

$3 SGD / hour
(0 Reviews)
0.0
mohamedwaleedabd

I have done many projects using both mealy and moore finite state machines , i have done many verilog modules and systems like uart,alu,registerfile,clock gating,crc & many other projects. I could do your project perfe More

$3 SGD / hour
(0 Reviews)
0.0
MuhammadFurqan45

Hi there, I'm professional electrical engineer with specialization as a FPGA engineer. I have done commercial various projects using verilog on FPGA. I have read your project details and I'm comfortable in working on t More

$8 SGD / hour
(0 Reviews)
0.0