deisgn and verification of Dynamic/adaptive Huffman code,vitter algorithm using verilog

Completed Posted 2 years ago Paid on delivery
Completed Paid on delivery

I am looking to hire someone to go through the vitter algorithm of the dynamic huffman coding and implement the encoder(compulsory) and decoder(optional) . I am willing to explain you the details of the algorithm in depth once we connect . there are several articles that I have referred to but the wikipedia description is pretty accurate so I provide the link here. There is a visual representation of the same algorithm in the other links and some accompanying text explaining. You are required to go through the vitter algorithm and implement the same.

Links :

1)[login to view URL]

2)[login to view URL]

Verilog / VHDL Electronics Electrical Engineering FPGA

Project ID: #32605964

About the project

3 proposals Remote project Active 2 years ago

Awarded to:

geominnu

Hello, Myself Minu, Assistant Professor in an Engineering college. I have finished my MTech in VLSI Design and have 11 years of experience in teaching engineering students. I have lot of experience in Verilog and VHDL More

₹12000 INR in 7 days
(1 Review)
2.3

3 freelancers are bidding on average ₹9500 for this job

ismail80196

✭Creative Designer || Premium Design Quality || Unlimited Revision✭ I'm ready to work now. We must need to discus before award the project Please. I can design it attractive and provide you unlimited revisions till you More

₹1500 INR in 1 day
(0 Reviews)
0.0
VLSIAkhi

Hi Clients, I have Experince in Vlsi Design using Verilog,I am working on diffrent tools like Xilinx, Vivado, Modelsim, ect...... I AM working on diffrent FPGA's like Basys3,Nexys, Spartan6, ect...... So I am s More

₹15000 INR in 15 days
(0 Reviews)
0.0