Solving FPGA output module

Closed Posted 5 years ago Paid on delivery
Closed Paid on delivery

1. Design platform: VIVADO 18.2

2. Chip: xcz7020CLG484-1

3. language: Verilog

4. Input is all lvds, fclk is frame clockwise, DCLK is data clock, DDR mode

Data receives 16 pairs of ADC data. A pair of LVDS DATA inputs 2 channels of ADC data. FCLK is channel A data when it is high and channel B data when it is low. Output data with 32 channel bit width of 12

Arduino Electronics FPGA Microcontroller Verilog / VHDL

Project ID: #18284036

About the project

4 proposals Remote project Active 5 years ago

4 freelancers are bidding on average $182 for this job

EslamElGeddawy

Hi, I hope you are doing well and enjoying digital design. Throughout my 2+ years of experience in the field, I had the joy of designing and implementing a part of LTE's physical layer right from the Matlab model, More

$140 USD in 4 days
(7 Reviews)
4.2
supersuntech

Hello, I have 3 years of experience in internet of things. I am able to control appliances via internet using cloud or Bluetooth. Also able to work on raspberry Pi, Arduino, esp and other hardware programming. More

$200 USD in 5 days
(0 Reviews)
0.0
waqarahmed190

I have rich expierience with fpga interfaces using adc, dac, spi , emif , asp etc etc. Your ZYNQ device have a internal ADC and can support external also.

$222 USD in 4 days
(0 Reviews)
0.0
abehin98en1992

I have experience in high speed serial ADC data acquisition using SERDES/selectio in ZynQ FPGA. Let's have a chat for more details.

$166 USD in 5 days
(0 Reviews)
0.0