DLX processor architecture implementation of Peter J. Ashenden

$30-250 USD

Closed

Posted

over 9 years ago

$30-250 USD

Paid on delivery

There are three instruction formats in DLX architecture: R-type, I-type and J-type. All these formats must specify an opcode as you all know. R-type (register) instructions may specify up to three registers in the instruction; two source registers and one destination register. I-type (Immediate) instructions specify one source register, one destination register and a 16-bit immediate value. J-type (jump) instructions consist of just the opcode and a 26-bit operand, which is used to calculate the destination address.

Verilog / VHDL

Project ID: 6812394

About the project

7 proposals

Remote project

Active 9 yrs ago

Looking to make some money?

Email address

Benefits of bidding on Freelancer

Set your budget and timeframe

Get paid for your work

Outline your proposal

It's free to sign up and bid on jobs

7 freelancers are bidding on average $227 USD for this job

@ahmedmohamed85

Dear sir I have more than 7 years experience in digital design using vhdl and verilog I know how to make mips processor perfectly, I will wait your reply best regards

$247 USD in 3 days

5.0

(118 reviews)

6.9

@loi09dt1

Please Contact me and I will do it for you soonest and with the lowest price in all bidders. We can discuss more about it. Visit my profile to see my much experience on it. Thanks

$200 USD in 0 day

4.9

(20 reviews)

4.7

@shobhitkapoor

Hi I am having good idea of DLX processor . I am having 10+ years of industry experiencr. Thanks Shobhit

$190 USD in 3 days

4.9

(6 reviews)

4.1

@ee4raja

We are experts in VLSI industry with 7 years of experience. We have gone through the document and open further discussion to start working on the changes.

$333 USD in 15 days