Verilog vhdl jobs

Filter

My recent searches
Filter by:
Budget
to
to
to
Type
Skills
Languages
    Job State
    4,787 verilog vhdl jobs found, pricing in GBP

    I am looking for someone who is good with verilog and system veriliog who can do the following : The idea of this application is to equifill rectangles in individual rows based on comparing strip heights and program heights. The design should use a decoder. for example : if you have row of height strip 8, it is checking 9, and 10 so it will compare 8 and 9 and then it will compare the minimum of 8 and 9 with 10. A table on page 2 of the attached document explains these comparisons with further examples. But, each time the program should only perform 3 comparisons. The program needs to use 8 clock cycles strictly. It needs to be a design that can be optimized. It needs to fit in the top level module (M216A_TopModule (2).v) that I have attached and it needs to work for all cases in...

    £435 (Avg Bid)
    £435 Avg Bid
    10 bids

    need to implement neural networks in vhdl. More details will be shared in discussions

    £53 (Avg Bid)
    £53 Avg Bid
    10 bids

    using Artix 7 implement Master UFS protocol design for the UFS Host device, Feel free to contact who's have experince on Stroage's(emmc, ufs, nand e.t.c) Skills required : Verilog , VHDL , C

    £26199 (Avg Bid)
    £26199 Avg Bid
    15 bids

    I'm looking for a Freelancer to help me find out VHDL code for designing crossy road game. I already have a detailed plan that I'd like to have implemented, so I need someone who can understand what I'm looking for and execute the plan quickly and accurately. This is a micro project ,so I need someone who is willing to help me to get a vhdl designing code for crossy road game. If you think you have the expertise to handle a project like this, please reach out to me and let me know how you can help. Thank you for your time and consideration.

    £26 (Avg Bid)
    £26 Avg Bid
    9 bids

    I am looking for a freelance developer to help me with a project involving writing to a LCD 16x2 display on a basys 1 FPGA with an i2c interface (PCF8574A). I would like the programmer to use Verilog, but I don't have experience with FPGA programming and I am open to suggestions for content and/or functionality for the display. If you have experience with FPGA programming and think you are a good fit for this project, I'd love to hear from you!

    £12 / hr (Avg Bid)
    £12 / hr Avg Bid
    16 bids

    I am seeking assistance with designing both an ALU and memory modules for my project. I require help with both coding and design aspects. Specific tasks for this project include: - Designing ...assistance with designing both an ALU and memory modules for my project. I require help with both coding and design aspects. Specific tasks for this project include: - Designing an ALU - Designing memory modules Ideal skills and experience for this job include: - Proficiency in VHDL programming language - Strong knowledge and understanding of ALU and memory module design - Experience in both coding and design aspects of similar projects If you have experience in designing ALU and memory modules and are proficient in VHDL programming language, I would like to discuss this project ...

    £81 (Avg Bid)
    £81 Avg Bid
    23 bids

    I am looking for someone who can provide me with an FPGA project in Verilog within a day, which should include the use of peripherals. Here are the details: Specific Peripherals: - UART - SPI - I2C Requirements and Constraints: - No specific requirements or constraints for the FPGA project Target Application: - Any application, such as data processing, signal processing, or control systems Ideal Skills and Experience: - Proficiency in Verilog and FPGA development - Experience with integrating peripherals into FPGA projects - Knowledge of UART, SPI, and I2C protocols If you have a Verilog FPGA project that includes the use of peripherals, please reach out to me. Thank you!

    £42 (Avg Bid)
    £42 Avg Bid
    11 bids

    I am in need of an intermediate FPGA VHDL designer who can assist me with designing a small module. This project requires someone with experience and expertise in VHDL programming for FPGAs. Skills and Experience: - Proficiency in VHDL programming for FPGAs - Experience with designing small modules - Strong understanding of FPGA architecture and design principles The project has a tight deadline, with completion expected within the next 1-2 weeks. Therefore, it is important for the freelancer to be able to work efficiently and deliver high-quality work within this timeframe. If you have the necessary skills and experience in FPGA VHDL design, and are able to meet the project requirements within the specified timeframe, I encourage you to apply for this proj...

    £127 (Avg Bid)
    £127 Avg Bid
    20 bids

    design of a VHDL synthesizable module to implement data exchange between firmware and software on a KRIA SOM module

    £336 (Avg Bid)
    £336 Avg Bid
    14 bids

    I would like to implement a numerical interpolation in Verilog, more information will be supplied for the candidate

    £93 (Avg Bid)
    £93 Avg Bid
    14 bids

    KP4-FEC ENCODER DECODER RS (544,514) including documentation and explanation. Verilog files and simple testbench to prove the run on Quartus II. 514 data symbols per codeword 544 data plus parity symbols per codeword Codeword size = 10 * 544 = 5440 bits Correcting capability up to 15 symbols within a codeword PAM4 modulation

    £113 (Avg Bid)
    £113 Avg Bid
    10 bids

    I need a simple Verilog code (that it's not too complex, understandable for a begginer) written in Vivado which will connect camera OV7670 to board Nexys 4DDR and output video on a monitor through the VGA port. I will also need the .xdc completed based on the inputs and outputs used (constraints file) and an explanation for the code. I am looking for someone who can complete this project in 1 - 2 months. Thank you for your help!

    £145 (Avg Bid)
    £145 Avg Bid
    13 bids

    I need help with the implementation of SHA 512 on an FPGA platform. I prefer to use the Xilinx platform, and I would like the programming language to be Verilog. I need the project to be completed in 2-3 days. I know this is a short timeline but I'm confident that with the right expert, it can be done. Please let me know if you have any questions or require more information.

    £328 (Avg Bid)
    £328 Avg Bid
    5 bids

    For this project, am looking to create a system design for the game Beer-Pong using a combination of BASYS 3 and additional components compatible with BASYS 3 and VHDL. I want the system design to have a basic level of complexity with a specified deadline of 3 weeks for completion. Different components like switches, LEDs and sensors. The aim of this project is to design a system for the game Beer-Pong using BASYS 3 and components that are compatible with BASYS 3. In this project, we will be able to play advanced beer- pong. Our setup will consist of 6 cups in total, and the aim is to throw three balls out of 5 into adjacent 3 cups Balls must perform a straight line). Thus, at that point, our game differs from the classical game. Positions of the cups can be adjusted since the playe...

    £126 (Avg Bid)
    £126 Avg Bid
    13 bids

    ...assist me with an Axi Ethernet 1G base project for Xilinx KCU116, which is a Kintex Ultrascale. Project MUST NOT CONTAIN Microblaze, only soldi VHDL code. Target Device: Target device is Kintex Ultrascale+, as KCU116 board will be the target device for the project. Intended Functionality: The main objective of this project is to develop a networking solution using Ethernet. The freelancer should be experienced in VHDL developments and in networking functionalities for Xilinx KCU116. Specific Requirements: - 1/2.5GB Axi Ethernet Core (not provided, but free trial is available by Xilinx) based - 1Gb speed required - No Microblaze or MPSoC, only VHDL code. - Configuration must be done by AXI-Lite bus (No Configuration vector) - Ethernet frames must be sent by AXI-St...

    £301 (Avg Bid)
    £301 Avg Bid
    5 bids

    For this project, I am looking to create a system design for the game Beer-Pong using a combination of BASYS 3 and additional components compatible with BASYS 3 and VHDL. I want the system design to have a basic level of complexity with a specified deadline of 3 weeks for completion. Different components like switches, LEDs and sensors. The aim of this project is to design a system for the game Beer-Pong using BASYS 3 and components that are compatible with BASYS 3. In this project, we will be able to play advanced beer- pong. Our setup will consist of 6 cups in total, and the aim is to throw three balls out of 5 into adjacent 3 cups ( Balls must perform a straight line). Thus, at that point, our game differs from the classical game. Positions of the cups can be adjusted since...

    £51 (Avg Bid)
    £51 Avg Bid
    6 bids

    Verilog code for a Karatsuba multiplier with parallelism - Desired bit width for the multiplier: 32 bits - Test-bench verification required: Yes - Specific deadline for the project: Within 1 week preferably in 3 days Ideal Skills and Experience: - Proficiency in Verilog coding - Experience in designing and implementing Karatsuba multipliers - Knowledge of parallelism in Verilog - Ability to create and execute test benches for verification - Strong understanding of digital logic and arithmetic operations

    £41 (Avg Bid)
    £41 Avg Bid
    6 bids

    Create a simple yet effective Smart Home Energy Monitor using your expertise in electrical engineering and FPGA/VHDL. This project aims to help working individuals monitor and optimize their home energy consumption. It can be both fun and practical.

    £83 (Avg Bid)
    £83 Avg Bid
    7 bids

    I'm looking for an experienced engineer to write a Verilog code that implements the behavior of a single neuron. The input signals required will be 4, so the complexity should be intermediate. As for design constraints or requirements, I don't have any specific ones, but I do have some preferences for the implementation. The activation function should be a sigmoid function. Any other details, to be discussed when you bid.

    £91 (Avg Bid)
    £91 Avg Bid
    4 bids

    I am looking for a skilled FPGA designer with experience in Xilinx Zynq7010 EBAZ Verilog to develop a permutation enumeration counter. The counter should have the following functionality and requirements: Functionality: - The counter should be able to increment indefinitely. - The counter shall initialize to the starting position on reset. - The counter shall toggle a minimum number of bits, like Grey Code. Requirements: - The project should be implemented using Verilog for Xilinx Zynq7010 EBAZ board. The Verilog function shall be parameterized PermCtr(K, N) - The counter should be designed to efficiently handle permutation enumeration. - The design should be optimized for performance and resource utilization. - If possible, I would like the counter to only enumerat...

    £150 (Avg Bid)
    £150 Avg Bid
    15 bids

    Verilog Homework Project I am looking for a freelancer to help me with my Verilog homework. I need assistance with a specific Verilog task, which could involve designing a circuit, writing testbenches, or debugging existing code. Deadline and Complexity: - Unfortunately, the client did not provide information regarding the deadline or the level of complexity for the Verilog task. Therefore, it is important for interested freelancers to clarify these details with the client before proceeding. Skills and Experience: - Proficiency in Verilog programming language - Experience with designing circuits, writing testbenches, and debugging Verilog code - Strong problem-solving and debugging skills - Attention to detail and ability to follow specificati...

    £307 (Avg Bid)
    £307 Avg Bid
    9 bids

    We are currectly looking for support to write a simple motor model in VHDL, that will be used to test our motor controller in FPGA. The motor model shall be as simple as possible and an equivalent Matlab/Octave/Python/C/C++ model would be desiderable and used to validate the VHDL model

    £151 (Avg Bid)
    £151 Avg Bid
    11 bids

    requiring the design of a VHDL synthesizable module to interface an incremental encoder. This is generic ABZ quadrature decoder, some code woulc also be found on the net already, that requires integration and testing () The encoder is the Z is for homing (it marks the zero position of the encoder) specs and deliverables in the attached document

    £156 (Avg Bid)
    £156 Avg Bid
    8 bids

    I am in need of an expert with FPGA Verilog/VHDL experience in Xilinx. The project requires advanced programming skills in Verilog/VHDL and must be completed within a week. You should have a Xilinx board to work on this project. Tasks: - Programming in Verilog/VHDL Ideal Skills and Experience: - Expertise in FPGA Verilog/VHDL - Strong knowledge of Xilinx - Advanced programming skills in Verilog/VHDL Deadline: - Within a week

    £134 (Avg Bid)
    £134 Avg Bid
    11 bids

    I am looking for experts in Xilinx VHDL to be a part of my team and work with me on various projects. I need dedicated experts who can work in tight deadlines too I would encourage new freelancers too to place bid and have a communication with me

    £152 (Avg Bid)
    £152 Avg Bid
    5 bids

    I am looking for experts in Xilinx VHDL to be a part of my team and work with me on various projects. I need dedicated experts who can work in tight deadlines too I would encourage new freelancers too to place bid and have a communication with me

    £18 / hr (Avg Bid)
    £18 / hr Avg Bid
    8 bids

    I am looking for a freelancer who can develop a VHDL test pattern generator with the following requirements: Configurable output order configurable pattern configurable pixel per clock test in simulation only

    £149 (Avg Bid)
    £149 Avg Bid
    13 bids

    hi, i'm searching for an experienced in Matlab and VHDL i have a code written in matlab and it's calling some functions that also written in matlab and i want to convert the code into VHDL if you can convert it please bid on this project

    £6 / hr (Avg Bid)
    £6 / hr Avg Bid
    13 bids

    Hello I have a project written in Matlab, I need to convert this code to VHDL by using Vivado.

    £117 (Avg Bid)
    £117 Avg Bid
    24 bids

    ...to help with a project involving Xilinx FPGA development. I am using the Xilinx Zynq-7000 board and the main function of the board in my project is to process data. I need help with both hardware design and software development for this project. The qualified candidate should have significant expertise in hardware design and software development for FPGA systems. Excellent knowledge of C/C++ and VHDL for FPGA design/programming is also necessary. The candidate should be able to understand and utilize various types of FPGA peripherals and interfaces including, but not limited to, SPI, I2C, UART and Ethernet. Working knowledge of the Zynq-7000 series FPGA board and its associated software/tools (e.g. the Xilinx Vivado Design Suite) is also a requirement. Finally, the qualified cand...

    £12498 (Avg Bid)
    £12498 Avg Bid
    13 bids

    I want to implement the Ethernet connection between FPGA board to PC. The deliverables are as follows - Verilog code to run on a Spartan 6 Board - (xc6slx100) - Simulation time diagrams (more details will be given to the winner) - The code should be able to transmit and receive data at 1000mbs.

    £292 (Avg Bid)
    £292 Avg Bid
    15 bids

    I am looking for an experienced VHDL programmer to help with a complex project. The timeline for this project is within a week, so it will require an experienced programmer who is able to work very quickly. I have detailed requirements that need to be satisfied, and I will be expecting a high-quality result. The project is an advanced level project, so I need someone who is comfortable working with complex VHDL code. If you think you can complete this project in the timeline given, please message me!

    £19 (Avg Bid)
    £19 Avg Bid
    7 bids

    Project Description: Can you help me with a mini spectrum analyzer using FPGA the results will be on a pc screen with GUI that the user can put markers on and change the resolution, to make a spectrum analyzer with FFT algorithm on FPGA Using UI the user can control the span a put markers. The user will be able to change parameters in a user interface. The ADC is the sampling. The FPGA is going to calculate the FFT. The all idea is to mini spectrum analyzer (the measurement device). Block chain 1. ADC for sampling 2. FPGA to calculate the FFT and sent it to the pc display

    £126 (Avg Bid)
    £126 Avg Bid
    7 bids

    I am looking for a freelancer to help with hardware verification. Specifically, I would like someone to verify a VHDL model od SHA3 in SystemVerilog using the UVM (Universal Verification Methodology). This project will also require executing fewer than 10 verification test cases. I have semi-built UVM template to send.

    £35 (Avg Bid)
    £35 Avg Bid
    7 bids

    Hi I am writing the code for UVM verification environment for the AMBA AHB. I have all the code but facing problems integrating it with errors. It's to be done in vivado or questasim. It's in system verilog language. I need it in 2 days. We could discuss the price based on the difficulty and time you have to give on this.

    £101 (Avg Bid)
    £101 Avg Bid
    16 bids

    My experience with deploying Caffe networks on FPGA boards is intermediate. I have prior experience with the Lattice Radiant software so I am ready to use it for this project. My specific task or outcome I want to achieve with this deployment is Image Classification using the ICE40UP5K FPGA with the iCE40 UltraPlus Breakout Board and Lattice Radiant software.

    £3 / hr (Avg Bid)
    £3 / hr Avg Bid
    3 bids

    My project is about FPGA programming for control systems. I'm using the Altera Cyclone V board and the preferred programming language is Verilog. This project requires someone with experience in FPGA programming and the design of embedded systems. The programmer should be able to develop design flows for FPGA devices, debug them and modify existing designs for better performance. The knowledge of hardware description languages such as VHDL and Verilog is crucial, as they will be used for implementation and testing of the designs. Additionally, some knowledge of microcontrollers and communication protocols will be required. The right person for this job should have strong problem-solving skills, excellent coding and debugging capabilities, and a deep understanding ...

    £131 (Avg Bid)
    £131 Avg Bid
    22 bids

    I am in need of an experienced and professional digital circuit designer to undertake a project involving Verilog coding, RTL verification, and FPGA implementation. Specifically, I need the Verilog coding to be at the intermediate level and it must meet specific requirements. The scope of this project is just Verilog coding running though Xilinx Vivado IDE. The successful applicant must have a good understanding of design flows to be implemented in Verilog, including synthesis and simulation techniques, as well as a thorough knowledge of all aspects of Verilog coding and digital circuit design. Experience with RTL verification and FPGA implementation will also be beneficial for this role. Ultimately, I am seeking an individual who is able to accurately an...

    £84 (Avg Bid)
    £84 Avg Bid
    18 bids

    Project Title: Altera DE0 Board Programming Assistance Description: I am seeking a freelancer who can provide programming assistance for my Altera DE0 board project. I require expertise in VHDL programming language and the ability to modify existing code as well as start from scratch. Skills and Experience: The ideal candidate for this project should have: - Proficiency in VHDL programming language - Experience with Altera DE0 board - Strong troubleshooting and debugging skills - Knowledge of hardware design consultation Specific requirements: - Provide programming assistance for the Altera DE0 board - Modify existing code and develop new code from scratch - Troubleshoot and debug any issues that arise during the programming process - Provide hardware design consultation a...

    £28 (Avg Bid)
    £28 Avg Bid
    8 bids

    I am looking for a skilled programmer to work on the video processing project involving the GS2962 and GS2961 ICs. Programming Language: - Proficiency in VHDL programming language is required for the IC programming. Functionality: - The primary function of the programmed ICs should be video processing. Hardware Compatibility: - The IC programming should be compatible with specific hardware that I have specified. Ideal Skills and Experience: - Strong knowledge and experience in programming with VHDL language. - Expertise in video processing and working with ICs. - Familiarity with GS2962 and GS2961 ICs. - Ability to ensure compatibility with specified hardware. Please provide examples of previous projects related to video processing and IC programming when submittin...

    £250 (Avg Bid)
    £250 Avg Bid
    4 bids

    I am looking for a skilled ARM embedded freelancer to assi...Purpose of the Embedded System: - Personal project Hardware and Software Requirements: - I have specific requirements Ideal Skills and Experience: • Good grasp of fundamentals in Electronics Engineering, • Knowledge of digital electronics, VLSI, microprocessor architecture is a plus • Interest and experience in digital design and verification • Good understanding of Assembly-level programming, Verilog/VHDL • Proficient in C/C++, and scripting languages - Strong knowledge and experience in ARM microcontroller programming - Proficiency in real-time operating system (RTOS) development - Expertise in embedded system design and implementation - Familiarity with the specific hardware and softw...

    £22 (Avg Bid)
    £22 Avg Bid
    8 bids

    I am looking for a skilled VS code extension developer who can create a language support extension for VHDL/Tcl. The ideal candidate should have experience in developing VS code extensions and have a strong understanding of external tasks. Requirements: - Proficiency in developing VS code extensions - Familiarity with the VS code extension development process - Ability to create a language support extension We have a language support extension already, that support VHDL and Tcl programming language. we need support to add tasks to the extension, to call external scripts. more details in following communications

    £91 (Avg Bid)
    £91 Avg Bid
    12 bids

    I am looking for an experienced Verilog FPGA specialist to develop a reliable and efficient code for me. I do not have a specific functionality in mind, but I do need the code to have a clock frequency of less than 100MHz and fewer than 10 inputs and outputs. I would also like to ensure that the code is reliable and bug-free. If you have the expertise and skill set to deliver a high-quality solution, please contact me. I look forward to hearing from you!

    £21 / hr (Avg Bid)
    NDA
    £21 / hr Avg Bid
    19 bids

    Task description. we have a fork of a VScode extension which we customized (modifying snippets and some minor modification) This should be extended, we want to create an extension to be used internally to the company by every FPGA designer the extension shall support VHDL and Tcl (snippets and language syntaxes files are there already) Add Tcl language support (, ) but we would like to add the capability to call external Tcl scripts, right clicking on a vhd file in the Explorer Tab

    £37 (Avg Bid)
    £37 Avg Bid
    2 bids

    I am looking for a skilled VS code extension developer who can create a language support extension for VHDL/Tcl. The ideal candidate should have experience in developing VS code extensions and have a strong understanding of external tasks. Requirements: - Proficiency in developing VS code extensions - Familiarity with the VS code extension development process - Ability to create a language support extension We have a language support extension already, that support VHDL and Tcl programming language. we need support to add tasks to the extension, to call external scripts. more details in following communications

    £174 (Avg Bid)
    £174 Avg Bid
    17 bids

    Project Description: Build Pulp Snitch Cluster for Xilinx FPGA Board I am looking for a skilled and experienced developer to build a Pulp Snitch Cluster for my Xilinx FPGA Board. The ideal candidate should have expertise in System Verilog programming and configuration. Requirements: - Create a project, so Pulp Snitch Cluster can be built for Xilinx FPGA Board (Kria 260) using command line - Strong knowledge and experience in System Verilog programming and configuration Skills and Experience: - Expertise in System Verilog programming and configuration - Familiarity with Xilinx FPGA Boards - Familiarity with Xilinx tools (Vivado, etc..)

    £134 (Avg Bid)
    £134 Avg Bid
    6 bids

    Project Title: Familiarize with pulp-platform/snitch Description: I'm seeking the one who can make me familiarized with pulp-platform/snitch. As of the output I expect to have : Completed documentation, from which I ...other tools) 2. Have understanding of how to run unit tests for given modules/cores/clusters/whatever 3. Embed custom IP into a snitch cluster; connect it to the axi crossbar, make it configurable by one of the cpu's/external tool 4. Use xilinx simulator for the purpose of unit tests (as a bonus) Note: latest version of the pulp/snitch must be used Skills and Experience: - Experiense with system verilog/ verilator/ system c/ make/ python - Experience with pulp-platform/snitch - Strong understanding of hardware and software integration - Communication and ...

    £116 (Avg Bid)
    £116 Avg Bid
    17 bids

    Hi Edgar G., We need a tcl script to create block design from VHDL, FSM representation with states and transitions (with conditions), and process interconnection. This will be needed for documantation of VHDL projects consider splitting the diagram in sub diagrams for very dense diagrams, where the readability will be compromised byt the vast number of blocks and connections. the output shall be in an editable format.

    £422 (Avg Bid)
    £422 Avg Bid
    1 bids

    Online forum dissemination and flyers The goal of this task is to "disseminate" our products and solutions on the web example: lets suppose we have our "axi register vhdl generator" module which generates VHDL module and package, C header and function to read/write registers, and html documentation. All this automatically from a tcl script or a web interface We would need to search on the web (in forum for instances) people looking for that thing and reply, sending a message, with the link to our solution This should be done, possibly, automatically, to capture the message as soon as it is published and reply immediately (replying after 2 years is not good, though it is still valid as the link will still be present and someone might go to serach and ...

    £4 / hr (Avg Bid)
    £4 / hr Avg Bid
    12 bids

    I am in need of an FPGA VHDL expert for a design and implementation project. Skills and experience required: - Expertise in FPGA VHDL design and implementation - Strong knowledge of digital design and verification - Proficiency in troubleshooting and debugging FPGA designs Successful freelancers should include their experience in their application, showcasing their past work and relevant projects they have worked on. The desired turnaround time for the project is 2-4 weeks.

    £132 (Avg Bid)
    £132 Avg Bid
    11 bids